2002•Unpublished venueOpen access

Dual-rail multiple-valued current-mode VLSI with biasing current sources

T. Ike, Takahiro Hanyu, Michitaka Kameyama

Abstract

A new current mirror with a biasing current source is proposed for high-performance arithmetic VLSI systems. The delay for the current mirror is inversely proportional to the input current. The use of a biasing current source makes the input current of the current mirror increased, which results in smaller switching delay. As a typical example of the proposed dual-rail multiple-valued current mode (MVCM) circuit, a radix-2 signed-digit full adder is designed by using a 0.35-/spl mu/m CMOS technology. Its performance is superior to that of corresponding MVCM circuits without biasing current sources.

About this research paper

What this paper is about

Why it matters

OpenAlex reports 4 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Key concepts: Biasing, Current mirror, Current (fluid), Adder, Very-large-scale integration, CMOS, Current source, Mesh analysis