Improving the accuracy of dynamic branch prediction using branch correlation

Long branch delay is a well-known problem in today's high performance superscalar and supetpipeline processor designs.A common technique used to alleviate this problem is to predict the direction of branches during the instruction fetch.Counter-based branch prediction, in particular, has been reported as an effective scheme for predicting the direction of branches.However, its accuracy is generally limited by branches whose future behavior is also dependent upon the history of other branches.To enhance branch prediction accuracy with a minimum increase in hardware COSLwe propose a correlation-based scheme and show how the prediction accuracy can be improved by incorporating information, not only from the history of a specific brsncb but also from the history of other branches.Specifically, we use the information provided by a proper subhistory of a branch to predict the outcome of that branch.The proper subhistory is selected based on the outcomes of the most recently executed M branches.The new scheme is evaluated using traces collected from running the SPEC benchmark suite on an IBM RISC System/6000 workstation.The results show that, as compared with the 2-bit counter-based prediction scheme, the correlation-based branch prediction achieves up to 11 ~0 additional accuracy at the extra hardware cost of one shift register.The results also show that the accuracy of the new scheme surpasses that of the counter-based branch predction at saturation.