Multithreaded Extension to Multicluster VLIW Processors for Embedded Applications
Domenico Barretta, William Fornaciari, M. Sami, Dorian Bagni
Abstract
Domenico Barretta, William Fornaciari, M. Sami, Dorian Bagni
Abstract
Instruction level parallelism (ILP) extraction for multicluster VLIW processors is a very hard task. In this paper, we propose a retargetable architecture that can exploit ILP and thread level parallelism jointly, thus allowing an easier parallelism extraction and improving the performance with respect to traditional multicluster VLIW processors.
OpenAlex reports 6 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Instruction level parallelism (ILP) extraction for multicluster VLIW processors is a very hard task. In this paper, we propose a retargetable architecture that can exploit ILP and thread level parallelism jointly, thus allowing an easier parallelism extraction and improving the performance with respect to traditional multicluster VLIW processors.
Key concepts: Very long instruction word, Computer science, Instruction-level parallelism, Parallel computing, Task parallelism, Thread (computing), Parallelism (grammar), Exploit