Largely reconfigurable impulse radio UWB transceiver
Aubin Lecointre, Daniela Dragomirescu, R. Plana
Abstract
Aubin Lecointre, Daniela Dragomirescu, R. Plana
Abstract
A new and efficient digital baseband architecture for impulse radio ultra-wideband (IR-UWB) transceivers with reconfigurable capacities for wireless sensor network applications is presented. An implementation has been made on FPGA for validation by measurements. It is believed to achieve the highest data rate and the largest number of operating modes for an IR-UWB reconfigurable transceiver. Measurements demonstrate reconfigurability in data rate (from 4 to 125 Mbits/s), chip duration (from 8 to 32 ns), pulse duration (from 1 to 4 ns), bit duration (from 8 to 256 ns), processing gain (from 1 to 8 pulses/bit), occupied bandwidth, radio range, BER performance, synchronisation accuracy (from 0.5 to 4 ns), pulse amplitude, transmitted power density, duty cycle (from 3 to 50%), power consumption, spectrum occupation, and maximum supported UWB channel delay spread (from 4 to 31 ns).
OpenAlex reports 13 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A new and efficient digital baseband architecture for impulse radio ultra-wideband (IR-UWB) transceivers with reconfigurable capacities for wireless sensor network applications is presented. An implementation has been made on FPGA for validation by measurements. It is believed to achieve the highest data rate and the largest number of operating modes for an IR-UWB reconfigurable transceiver. Measurements demonstrate reconfigurability in data rate (from 4 to 125 Mbits/s), chip duration (from 8 to 32 ns), pulse duration (from 1 to 4 ns), bit duration (from 8 to 256 ns), processing gain (from 1 to 8 pulses/bit), occupied bandwidth, radio range, BER performance, synchronisation accuracy (from 0.5 to 4 ns), pulse amplitude, transmitted power density, duty cycle (from 3 to 50%), power consumption, spectrum occupation, and maximum supported UWB channel delay spread (from 4 to 31 ns).
Key concepts: Reconfigurability, Transceiver, Baseband, Duty cycle, Electronic engineering, Computer science, Ultra-wideband, Bandwidth (computing)