FPGA implementation of a greedy algorithm for set covering
A. Aloisio, V. Izzo, Salvatore Rampone
Abstract
A. Aloisio, V. Izzo, Salvatore Rampone
Abstract
A version of a new greedy algorithm for approximating minimum set cover is presented. The algorithm, while not randomized, is based on a probability distribution that leads the greedy choice. The algorithm has been specifically tailored to run on platforms with minimal computational hardware. We also describe an implementation based on a FPGA which makes the algorithm suitable for embedded and real-time architectures.
OpenAlex reports 10 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A version of a new greedy algorithm for approximating minimum set cover is presented. The algorithm, while not randomized, is based on a probability distribution that leads the greedy choice. The algorithm has been specifically tailored to run on platforms with minimal computational hardware. We also describe an implementation based on a FPGA which makes the algorithm suitable for embedded and real-time architectures.
Key concepts: Greedy algorithm, Set cover problem, Computer science, Greedy randomized adaptive search procedure, Set (abstract data type), Field-programmable gate array, Algorithm, Cover (algebra)