2003Proceedings of the 40th IEEE Conference on Decision and Control (Cat. No.01CH37228)Requires access

Supervisory control of discrete event systems with CTL* temporal logic specifications

Shengbing Jiang, Ratnesh Kumar

Open publisher page 12 citations

Abstract

A supervisory control problem of discrete event systems with temporal logic specifications is studied. The full branching time logic, CTL*, is used for expressing specifications of discrete event systems. The control problem of CTL* is reduced to the decision problem of CTL*. A small model theorem for the control of CTL* is obtained. It is shown that the control problem of CTL* (resp., CTL) is complete for deterministic double (resp., single) exponential time. A sound and complete supervisor synthesis algorithm for the control of CTL* is provided. Special cases of the control of computation tree logic (CTL) and linear-time temporal logic (LTL) are also studied. The main contributions of the paper are summarized as follows: (i) For the first time a sound and complete supervisory synthesis algorithm for CTL specifications has been obtained; (ii) Usage of temporal logic makes the specification specifying process easier and user-friendly since natural language specifications can be easily translated to temporal logic specifications and at the same time there is no increase in the computational complexity ; (iii) CTL* temporal logic allows the control constraints on the sequences of states which can be also captured by a regular *-language or /spl omega/-language, as well as on the more general branching structures of states which can not be captured by a regular *-language or /spl omega/-language.

About this research paper

What this paper is about

A supervisory control problem of discrete event systems with temporal logic specifications is studied. The full branching time logic, CTL*, is used for expressing specifications of discrete event systems. The control problem of CTL* is reduced to the decision problem of CTL*. A small model theorem for the control of CTL* is obtained. It is shown that the control problem of CTL* (resp., CTL) is complete for deterministic double (resp., single) exponential time. A sound and complete supervisor synthesis algorithm for the control of CTL* is provided. Special cases of the control of computation tree logic (CTL) and linear-time temporal logic (LTL) are also studied. The main contributions of the paper are summarized as follows: (i) For the first time a sound and complete supervisory synthesis algorithm for CTL specifications has been obtained; (ii) Usage of temporal logic makes the specification specifying process easier and user-friendly since natural language specifications can be easily translated to temporal logic specifications and at the same time there is no increase in the computational complexity ; (iii) CTL* temporal logic allows the control constraints on the sequences of states which can be also captured by a regular *-language or /spl omega/-language, as well as on the more general branching structures of states which can not be captured by a regular *-language or /spl omega/-language.

Why it matters

OpenAlex reports 12 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

A supervisory control problem of discrete event systems with temporal logic specifications is studied. The full branching time logic, CTL*, is used for expressing specifications of discrete event systems. The control problem of CTL* is reduced to the decision problem of CTL*. A small model theorem for the control of CTL* is obtained. It is shown that the control problem of CTL* (resp., CTL) is complete for deterministic double (resp., single) exponential time. A sound and complete supervisor synthesis algorithm for the control of CTL* is provided. Special cases of the control of computation tree logic (CTL) and linear-time temporal logic (LTL) are also studied. The main contributions of the paper are summarized as follows: (i) For the first time a sound and complete supervisory synthesis algorithm for CTL specifications has been obtained; (ii) Usage of temporal logic makes the specification specifying process easier and user-friendly since natural language specifications can be easily translated to temporal logic specifications and at the same time there is no increase in the computational complexity ; (iii) CTL* temporal logic allows the control constraints on the sequences of states which can be also captured by a regular *-language or /spl omega/-language, as well as on the more general branching structures of states which can not be captured by a regular *-language or /spl omega/-language.

Key concepts: CTL*, Computation tree logic, Temporal logic, Linear temporal logic, Computer science, Supervisory control, Interval temporal logic, Model checking

Related papers

Back to paper searchBrowse research topicsOriginal source
Supervisory control of discrete event systems with CTL* temporal logic specifications — Research Paper | ScholarLens