Performance Increase of Error Control Operation on Data Transmission
Nikolaos Bardis, Athanasios Drigas, Oleksandr P. Markovskyi
Abstract
Nikolaos Bardis, Athanasios Drigas, Oleksandr P. Markovskyi
Abstract
In this paper a new approach is proposed to increase the performance of the operation of error control on data transmission. Specifically, a hardware structure for parallel cyclic redundancy check (CRC) calculation is developed to speed up the error control operation of data transmission. Based on a study of the properties of both CRC and check sum (CS) a new error detecting scheme is developed which combines CRC and CS. Also it is shown that the proposed error detecting scheme ensures high reliability and performance of the error control operation on data transmission in comparison to CRC alone.
OpenAlex reports 6 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In this paper a new approach is proposed to increase the performance of the operation of error control on data transmission. Specifically, a hardware structure for parallel cyclic redundancy check (CRC) calculation is developed to speed up the error control operation of data transmission. Based on a study of the properties of both CRC and check sum (CS) a new error detecting scheme is developed which combines CRC and CS. Also it is shown that the proposed error detecting scheme ensures high reliability and performance of the error control operation on data transmission in comparison to CRC alone.
Key concepts: Cyclic redundancy check, Error detection and correction, Redundancy (engineering), Computer science, Data transmission, Transmission (telecommunications), Reliability (semiconductor), Error analysis