ScholarLens Back to search
2006•Unpublished venueRequires access

A Chopper Stabilized CMOS Analog Multiplier with Ultra Low DC Offsets

Ali Hadiashar, Joel L. Dawson

Open publisher page 8 citations

Abstract

As with many analog building blocks, DC offsets limit the accuracy of analog multipliers. Chopper stabilization, long applied to precision amplifiers, has been recently modified to be applicable to analog multiplication (Dawson and Lee, 2003). In this paper we present a general approach to chopper stabilization for analog multiplication. An IC fabricated in National Semiconductor's 0.18mum process allowed us to characterize an array of the new multipliers, which represents the first thorough experimental characterization of the new technique. The prototype circuits exhibit an average output offset of 204muV, with a standard deviation of 23muV, while consuming 181muW of power each. These are the lowest reported measured offsets in the DC analog multiplier literature

About this research paper

What this paper is about

As with many analog building blocks, DC offsets limit the accuracy of analog multipliers. Chopper stabilization, long applied to precision amplifiers, has been recently modified to be applicable to analog multiplication (Dawson and Lee, 2003). In this paper we present a general approach to chopper stabilization for analog multiplication. An IC fabricated in National Semiconductor's 0.18mum process allowed us to characterize an array of the new multipliers, which represents the first thorough experimental characterization of the new technique. The prototype circuits exhibit an average output offset of 204muV, with a standard deviation of 23muV, while consuming 181muW of power each. These are the lowest reported measured offsets in the DC analog multiplier literature

Why it matters

OpenAlex reports 8 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

As with many analog building blocks, DC offsets limit the accuracy of analog multipliers. Chopper stabilization, long applied to precision amplifiers, has been recently modified to be applicable to analog multiplication (Dawson and Lee, 2003). In this paper we present a general approach to chopper stabilization for analog multiplication. An IC fabricated in National Semiconductor's 0.18mum process allowed us to characterize an array of the new multipliers, which represents the first thorough experimental characterization of the new technique. The prototype circuits exhibit an average output offset of 204muV, with a standard deviation of 23muV, while consuming 181muW of power each. These are the lowest reported measured offsets in the DC analog multiplier literature

Key concepts: Chopper, Analog multiplier, Multiplier (economics), Analogue electronics, Electronic engineering, Amplifier, CMOS, Offset (computer science)

Related papers

Related paper 1Related paper 2
Back to paper searchBrowse research topicsOriginal source
A Chopper Stabilized CMOS Analog Multiplier with Ultra Low DC Offsets — Research Paper | ScholarLens