Compact central arbiters for memories with multipleread/write ports
Nobuhiko Omori, Hans Jürgen Mattausch
Abstract
Nobuhiko Omori, Hans Jürgen Mattausch
Abstract
Fast and compact central arbiter circuits for detection and regulation of access conflicts in memories with multiple ports are proposed. A layout study in 0.5 µm, 2 metal CMOS technology verifies that area-overhead and access time penalty are small up to 32 ports.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Fast and compact central arbiter circuits for detection and regulation of access conflicts in memories with multiple ports are proposed. A layout study in 0.5 µm, 2 metal CMOS technology verifies that area-overhead and access time penalty are small up to 32 ports.
Key concepts: Arbiter, CMOS, Computer science, Overhead (engineering), Access time, Electronic circuit, Embedded system, Computer hardware