2001Electronics LettersRequires access

Compact central arbiters for memories with multipleread/write ports

Nobuhiko Omori, Hans Jürgen Mattausch

Open publisher page 0 citations

Abstract

Fast and compact central arbiter circuits for detection and regulation of access conflicts in memories with multiple ports are proposed. A layout study in 0.5 µm, 2 metal CMOS technology verifies that area-overhead and access time penalty are small up to 32 ports.

About this research paper

What this paper is about

Fast and compact central arbiter circuits for detection and regulation of access conflicts in memories with multiple ports are proposed. A layout study in 0.5 µm, 2 metal CMOS technology verifies that area-overhead and access time penalty are small up to 32 ports.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Fast and compact central arbiter circuits for detection and regulation of access conflicts in memories with multiple ports are proposed. A layout study in 0.5 µm, 2 metal CMOS technology verifies that area-overhead and access time penalty are small up to 32 ports.

Key concepts: Arbiter, CMOS, Computer science, Overhead (engineering), Access time, Electronic circuit, Embedded system, Computer hardware

Related papers

Back to paper searchBrowse research topicsOriginal source
Compact central arbiters for memories with multipleread/write ports — Research Paper | ScholarLens