New hardware architecture for fast raster image generation
S.-S. Kim, K.S. Eo, Chong‐Min Kyung
Abstract
S.-S. Kim, K.S. Eo, Chong‐Min Kyung
Abstract
We describe a new hardware architecture known as an edge painting tree (EPT) using pipelined binary trees for fast generation of scanline images for raster scan graphics. The hardware complexity of EPT is much smaller than that of earlier raster graphics engines owing to the use of 1 bit logic rather than log2P bit logic where P is the number of pixels per scanline.
OpenAlex reports 2 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
We describe a new hardware architecture known as an edge painting tree (EPT) using pipelined binary trees for fast generation of scanline images for raster scan graphics. The hardware complexity of EPT is much smaller than that of earlier raster graphics engines owing to the use of 1 bit logic rather than log2P bit logic where P is the number of pixels per scanline.
Key concepts: Raster graphics, Scan line, Raster scan, Computer science, Graphics, Computer graphics (images), Pixel, Architecture