2009Unpublished venueRequires access

Temporary bonding for Chips In Wafer processing

Jean-Charles Souriau, A. Jouve, N. Sillon

Open publisher page 4 citations

Abstract

Chip In Wafer is a very challenging concept because this solution allows wafer scale processes for System in Package and a very high miniaturization and performance level. This paper describes a technologies developed for Chip integration In Wafer (CIW). The approach consists in reconstituting a wafer from heterogeneous chips embedded in a resin with the active sides coplanar. This paper present the development of a new process using wafer substrate including alignment marks and a transparence adhesive which allow an accurate dies positioning and holding during the polymer molding. The process presented in this paper is compatible for chips in polymer wafer, chips in silicon wafer, chips in glass wafer and some other frame.

About this research paper

What this paper is about

Chip In Wafer is a very challenging concept because this solution allows wafer scale processes for System in Package and a very high miniaturization and performance level. This paper describes a technologies developed for Chip integration In Wafer (CIW). The approach consists in reconstituting a wafer from heterogeneous chips embedded in a resin with the active sides coplanar. This paper present the development of a new process using wafer substrate including alignment marks and a transparence adhesive which allow an accurate dies positioning and holding during the polymer molding. The process presented in this paper is compatible for chips in polymer wafer, chips in silicon wafer, chips in glass wafer and some other frame.

Why it matters

OpenAlex reports 4 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Chip In Wafer is a very challenging concept because this solution allows wafer scale processes for System in Package and a very high miniaturization and performance level. This paper describes a technologies developed for Chip integration In Wafer (CIW). The approach consists in reconstituting a wafer from heterogeneous chips embedded in a resin with the active sides coplanar. This paper present the development of a new process using wafer substrate including alignment marks and a transparence adhesive which allow an accurate dies positioning and holding during the polymer molding. The process presented in this paper is compatible for chips in polymer wafer, chips in silicon wafer, chips in glass wafer and some other frame.

Key concepts: Wafer, Die preparation, Wafer backgrinding, Wafer-scale integration, Miniaturization, Wafer testing, Materials science, Wafer-level packaging

Related papers

Back to paper searchBrowse research topicsOriginal source
Temporary bonding for Chips In Wafer processing — Research Paper | ScholarLens