An improved 32-bit carry-lookahead adder with Conditional Carry-Selection
Pinghua Chen, Juan Zhao, Guobo Xie, Yijun Li
Abstract
Pinghua Chen, Juan Zhao, Guobo Xie, Yijun Li
Abstract
An improved 32-bit carry-lookahead adder (CLA) with conditional carry-selection (CSS) is proposed in this paper. The new adder is compared with serial adder and pure carry-lookahead adder. The three adders is simulated in FPGA circuits, the results show that the propagation time of the carry of the new 32-bit adder is reduced 26% compared with Serial Adder and 3.17% with pure Carry-Lookahead Adder.
OpenAlex reports 8 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
An improved 32-bit carry-lookahead adder (CLA) with conditional carry-selection (CSS) is proposed in this paper. The new adder is compared with serial adder and pure carry-lookahead adder. The three adders is simulated in FPGA circuits, the results show that the propagation time of the carry of the new 32-bit adder is reduced 26% compared with Serial Adder and 3.17% with pure Carry-Lookahead Adder.
Key concepts: Adder, Carry (investment), Carry-save adder, Serial binary adder, Computer science, Arithmetic, Bit (key), Selection (genetic algorithm)