A low‐cost chip size package – NuCSP
Tsu-Wei Chou, John H. Lau
Abstract
Tsu-Wei Chou, John H. Lau
Abstract
Presents a new wire bondable land grid array (LGA) chip scale package called NuCSP. NuCSP is a minimized body size wire bondable package with rigid substrate interposer. The design concept is to utilize the plating bars on the edges of the package substrate as the wire bond fingers. Bond fingers are redistributed inward to an array of plated through hole vias underneath the chip, then are connected to copper pads on the bottom of the package. NuCSP package size is about equal to die size + 3 mm. Using conventional PCB substrate manufacturing with 4/4 mils routing width/space and wire bonding process, NuCSP offers a very low cost package suitable for memory chips and low pin count application specific IC (ASIC) applications. The other advantages are that the use of wirebonding allow NuCSP be applicable for die size, pad count and pitch variations. Because it is wire bondable, NuCSP may be as generic as plastic quad flat pack (PQFP), yet providing smaller body size, lower cost and smaller package electrical parasitic parameters.
OpenAlex reports 3 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Presents a new wire bondable land grid array (LGA) chip scale package called NuCSP. NuCSP is a minimized body size wire bondable package with rigid substrate interposer. The design concept is to utilize the plating bars on the edges of the package substrate as the wire bond fingers. Bond fingers are redistributed inward to an array of plated through hole vias underneath the chip, then are connected to copper pads on the bottom of the package. NuCSP package size is about equal to die size + 3 mm. Using conventional PCB substrate manufacturing with 4/4 mils routing width/space and wire bonding process, NuCSP offers a very low cost package suitable for memory chips and low pin count application specific IC (ASIC) applications. The other advantages are that the use of wirebonding allow NuCSP be applicable for die size, pad count and pitch variations. Because it is wire bondable, NuCSP may be as generic as plastic quad flat pack (PQFP), yet providing smaller body size, lower cost and smaller package electrical parasitic parameters.
Key concepts: Quad Flat No-leads package, Wire bonding, Chip-scale package, Interposer, Ball grid array, Chip, Die (integrated circuit), Integrated circuit packaging