A down converter active mixer, in 0.25µm CMOS process for ultra wide-band applications
B Iji Ayobami, Forest Zhu, Michael Heimlich
Abstract
B Iji Ayobami, Forest Zhu, Michael Heimlich
Abstract
This paper presents improvement technique on linearity of a CMOS double balance Gilbert cell mixer with considerable high conversion gain at low power consumption. The mixer consists of inductive source degeneration in the transconductance stage providing impedance matching to improve linearity of the mixer. The mixer was designed to operate a Radio Frequency (RF) signal of 4GHz, a Local Oscillator frequency (LO) of 3.75GHz, thus providing an Intermediate Frequency (IF) of 0.25GHz. The circuit presents an Input third order Intercept point (IIP3) of +1dBm. A conversion gain of 10.45dB and a single sideband noise of 8dB over the band width. The DC power consumed by the core mixer is 4.5mW. The proposed active mixer design was made in 0.25µm CMOS Silanna process, suitable for wideband applications.
OpenAlex reports 7 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper presents improvement technique on linearity of a CMOS double balance Gilbert cell mixer with considerable high conversion gain at low power consumption. The mixer consists of inductive source degeneration in the transconductance stage providing impedance matching to improve linearity of the mixer. The mixer was designed to operate a Radio Frequency (RF) signal of 4GHz, a Local Oscillator frequency (LO) of 3.75GHz, thus providing an Intermediate Frequency (IF) of 0.25GHz. The circuit presents an Input third order Intercept point (IIP3) of +1dBm. A conversion gain of 10.45dB and a single sideband noise of 8dB over the band width. The DC power consumed by the core mixer is 4.5mW. The proposed active mixer design was made in 0.25µm CMOS Silanna process, suitable for wideband applications.
Key concepts: Frequency mixer, Electronic mixer, Harmonic mixer, CMOS, Transconductance, Intermediate frequency, Electrical engineering, Radio frequency