Based on FPGA Design and Simulation of Function Signal Generator
Chun Ying Wang, Jun Zhang
Abstract
Chun Ying Wang, Jun Zhang
Abstract
Based on direct digital frequency synthesizer ( DDS ) of the working principle, designfunction signal generator based on FPGA chip as the core, the application of Verilog language andQuartus II provided by software schematic design function, completed a system circuit design, using Modelsim on the circuit in the simulation, the simulation results are analyzed, the validationof the design method for the reliability and feasibility.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Based on direct digital frequency synthesizer ( DDS ) of the working principle, designfunction signal generator based on FPGA chip as the core, the application of Verilog language andQuartus II provided by software schematic design function, completed a system circuit design, using Modelsim on the circuit in the simulation, the simulation results are analyzed, the validationof the design method for the reliability and feasibility.
Key concepts: ModelSim, Schematic, Field-programmable gate array, Verilog, Computer science, SIGNAL (programming language), Digital pattern generator, Generator (circuit theory)