Low-voltage, Low-power and High-gain Mixer Based on Unbalanced Mixer Cell
No Gil Myoung, Ho Youl Kang, Seok Kim, Byoung Ho Choi, Seong-Su Park, Chul Park
Abstract
No Gil Myoung, Ho Youl Kang, Seok Kim, Byoung Ho Choi, Seong-Su Park, Chul Park
Abstract
A low-voltage, low-power and high-gain mixer core structure based on the unbalanced mixer cell or square-law mixer cell for 5GHz wireless LAN applications is presented in this paper. To reduce power dissipation, a new single-balanced mixer was proposed which operates under a low supply voltage and with the current reuse technique. The circuit was designed with a 0.18mum CMOS process. The designed down-conversion mixer has a maximum conversion gain of 22dB with LO power of -2.5dBm. However, with small LO power of -10dBm, -15dBm and -20dBm the mixer shows a moderate conversion gain of 14.9dB, 10dB and 5.1dB, and an input P1dB of -14dBm, -9.5dBm and -4.5dBm, and an input IP3 of -4.5dBm, 0dBm and 5dBm, respectively. The designed mixer including a bias circuit consumes 1.2mA under a 1.5V supply voltage. The chip size including pads is 0.77mm times 0.81mm
OpenAlex reports 10 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A low-voltage, low-power and high-gain mixer core structure based on the unbalanced mixer cell or square-law mixer cell for 5GHz wireless LAN applications is presented in this paper. To reduce power dissipation, a new single-balanced mixer was proposed which operates under a low supply voltage and with the current reuse technique. The circuit was designed with a 0.18mum CMOS process. The designed down-conversion mixer has a maximum conversion gain of 22dB with LO power of -2.5dBm. However, with small LO power of -10dBm, -15dBm and -20dBm the mixer shows a moderate conversion gain of 14.9dB, 10dB and 5.1dB, and an input P1dB of -14dBm, -9.5dBm and -4.5dBm, and an input IP3 of -4.5dBm, 0dBm and 5dBm, respectively. The designed mixer including a bias circuit consumes 1.2mA under a 1.5V supply voltage. The chip size including pads is 0.77mm times 0.81mm
Key concepts: Frequency mixer, Electronic mixer, Electrical engineering, CMOS, Voltage, Power (physics), Low voltage, Electronic engineering