An 8-bit 250 megasample per second analog-to-digital converter: operation without a sample and hold
B. Peetz, B.D. Hamilton, Jin-Yoeng Kang
Abstract
B. Peetz, B.D. Hamilton, Jin-Yoeng Kang
Abstract
A monolithic, 8-bit, 250 megasample per second analog-to-digital converter (ADC) fabricated in an oxide-isolated bipolar process is described. The use of a flash ADC architecture at high speeds without a sample and hold leads to a number of error sources. The design of the converter is optimized to minimize the effects of these error sources. Experimental results are presented and compared with theory.
OpenAlex reports 52 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A monolithic, 8-bit, 250 megasample per second analog-to-digital converter (ADC) fabricated in an oxide-isolated bipolar process is described. The use of a flash ADC architecture at high speeds without a sample and hold leads to a number of error sources. The design of the converter is optimized to minimize the effects of these error sources. Experimental results are presented and compared with theory.
Key concepts: Analog-to-digital converter, Flash ADC, Bit (key), Successive approximation ADC, Sample and hold, 4-bit, Flash (photography), Sample (material)