2003•Microprocessors and MicrosystemsRequires access

Temporal partitioning methodology optimizing FPGA resources for dynamically reconfigurable embedded real-time system

Camel Tanougast, Y. Berviller, Philippe Brunet, Serge Weber, Hassan Rabah

Open publisher page 28 citations

Abstract

This record does not include an abstract. Use the full-text link above if available.

About this research paper

What this paper is about

An abstract is not available in the OpenAlex record for this paper.

Why it matters

OpenAlex reports 28 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Key concepts: Computer science, Control reconfiguration, Field-programmable gate array, Data-flow analysis, Data flow diagram, Design flow, Embedded system, Graph

Back to paper search Browse research topics Original source

Temporal partitioning methodology optimizing FPGA resources for dynamically reconfigurable embedded real-time system — Research Paper | ScholarLens