2014Unpublished venueRequires access

A solid state variable capacitor with minimum DC capacitance

Sisheng Liang, Xi Lu, Runruo Chen, Yang Liu, Shao Zhang, Fang Zheng Peng

Open publisher page 22 citations

Abstract

A new solid state variable capacitor (SSVC) with minimum dc capacitance is proposed. A variable ac capacitor (with capacitance variable from 0 to Cac) is traditionally implemented by an H-bridge inverter and a large electrolytic dc capacitor with capacitance of 20 times the ac capacitance value, Cacto absorb the 2ω dc ripple. The proposed SSVC consists of an H-bridge and an additional phase leg connected to an ac capacitor with fixed capacitance, Cacand can reduce the dc capacitance to the minimum just for absorbing switching ripples. The fixed ac capacitor controlled by the additional phase leg absorbs the 2ω component and theoretically can eliminate 2ω ripples to the dc capacitor completely. Therefore, no electrolytic capacitors would be needed. Theoretical analysis of the SSVC is provided. Simulation and experimental results are shown to prove the effectiveness of the proposed SSVC with minimum dc capacitance.

About this research paper

What this paper is about

A new solid state variable capacitor (SSVC) with minimum dc capacitance is proposed. A variable ac capacitor (with capacitance variable from 0 to Cac) is traditionally implemented by an H-bridge inverter and a large electrolytic dc capacitor with capacitance of 20 times the ac capacitance value, Cacto absorb the 2ω dc ripple. The proposed SSVC consists of an H-bridge and an additional phase leg connected to an ac capacitor with fixed capacitance, Cacand can reduce the dc capacitance to the minimum just for absorbing switching ripples. The fixed ac capacitor controlled by the additional phase leg absorbs the 2ω component and theoretically can eliminate 2ω ripples to the dc capacitor completely. Therefore, no electrolytic capacitors would be needed. Theoretical analysis of the SSVC is provided. Simulation and experimental results are shown to prove the effectiveness of the proposed SSVC with minimum dc capacitance.

Why it matters

OpenAlex reports 22 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

A new solid state variable capacitor (SSVC) with minimum dc capacitance is proposed. A variable ac capacitor (with capacitance variable from 0 to Cac) is traditionally implemented by an H-bridge inverter and a large electrolytic dc capacitor with capacitance of 20 times the ac capacitance value, Cacto absorb the 2ω dc ripple. The proposed SSVC consists of an H-bridge and an additional phase leg connected to an ac capacitor with fixed capacitance, Cacand can reduce the dc capacitance to the minimum just for absorbing switching ripples. The fixed ac capacitor controlled by the additional phase leg absorbs the 2ω component and theoretically can eliminate 2ω ripples to the dc capacitor completely. Therefore, no electrolytic capacitors would be needed. Theoretical analysis of the SSVC is provided. Simulation and experimental results are shown to prove the effectiveness of the proposed SSVC with minimum dc capacitance.

Key concepts: Capacitance, Capacitor, Electrolytic capacitor, Variable capacitor, Capacitance probe, Electrical engineering, Ripple, Physics

Related papers

Back to paper searchBrowse research topicsOriginal source
A solid state variable capacitor with minimum DC capacitance — Research Paper | ScholarLens