Optimization Algorithm Analysis for FIR Filter by FPGA
Zhao Jun Shen, Sen Xu
Abstract
Zhao Jun Shen, Sen Xu
Abstract
The article introduces essential method to realize the high accuracy and velocity FIR filter by FPGA. Proposes the FIR filter optimization scheme design of serial shifts based on FPGA. Avoided the shortcoming of the traditional parallel algorithm module taking the massive hardware resources . And give 11-order and 8-bits low pass filter design as the specific research object. Realized the partial functions which the traditional numeral FIR filter cannot.May adjusts the filter exponent number conveniently and suits different application.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The article introduces essential method to realize the high accuracy and velocity FIR filter by FPGA. Proposes the FIR filter optimization scheme design of serial shifts based on FPGA. Avoided the shortcoming of the traditional parallel algorithm module taking the massive hardware resources . And give 11-order and 8-bits low pass filter design as the specific research object. Realized the partial functions which the traditional numeral FIR filter cannot.May adjusts the filter exponent number conveniently and suits different application.
Key concepts: Field-programmable gate array, Finite impulse response, Filter (signal processing), Filter design, Computer science, Algorithm, Low-pass filter, Numeral system