JointDesign of RS Coding and Byte Interleaving in CMMB System
Zi Liang Lin, Peng Zhang, Lei Liu
Abstract
Zi Liang Lin, Peng Zhang, Lei Liu
Abstract
RS codingandbyte interleavingin CMMB systemare jointly designed based on segment processing mechanism. The proposed scheme reduces storage space so greatly that byte interleaving can be completed inside a popular FPGA chip instead of a largeexternal memory, leading to lower cost, faster speed and higherreliability.Moreover, contraposeto the segment processing mechanism,this paper gives an optimizedRS encoder, which quickens the coding rate with almostthe same hardware implementation complexity.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
RS codingandbyte interleavingin CMMB systemare jointly designed based on segment processing mechanism. The proposed scheme reduces storage space so greatly that byte interleaving can be completed inside a popular FPGA chip instead of a largeexternal memory, leading to lower cost, faster speed and higherreliability.Moreover, contraposeto the segment processing mechanism,this paper gives an optimizedRS encoder, which quickens the coding rate with almostthe same hardware implementation complexity.
Key concepts: Byte, Interleaving, Computer science, Encoder, Field-programmable gate array, Coding (social sciences), Computer hardware, Embedded system