Optimal low power interconnect networks

Because interconnect capacitance represents the dominant load capacitance in CMOS VLSI systems, dynamic power dissipation is largely determined by multilevel wiring requirements. Using a newly derived stochastic interconnect distribution, a model for total on-chip power dissipation is developed. With this new model, the optimal interconnect dimensions for a multilevel network can be determined that minimize chip size and power drain.