Jianlu Wu, Tzay Y. Young, Eiji Kawamoto, W. Keutgens
Abstract
The creation of a VHSIC hardware description language (VHDL) library with sign-off quality for a 0.8- mu m CMOS ASIC technology is described. The methodology used, the problems encountered, and accuracy and performance are discussed.>
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The creation of a VHSIC hardware description language (VHDL) library with sign-off quality for a 0.8- mu m CMOS ASIC technology is described. The methodology used, the problems encountered, and accuracy and performance are discussed.>
Key concepts: VHDL, Application-specific integrated circuit, Computer science, CMOS, Hardware description language, Computer architecture, Programming language, Embedded system