ScholarLens Back to search
2011•Communications in computer and information scienceRequires access

Design and Implementation of High Speed Signed Digit Adder

Varsha M. Muragod, Jayashri Rudagi

Open publisher page 0 citations

Abstract

This record does not include an abstract. Use the full-text link above if available.

About this research paper

What this paper is about

An abstract is not available in the OpenAlex record for this paper.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Key concepts: Adder, Numerical digit, Carry-save adder, Carry (investment), Verilog, Arithmetic, Computer science, Serial binary adder

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Design and Implementation of High Speed Signed Digit Adder — Research Paper | ScholarLens