A low-complexity, high-speed Reed-Solomon decoder [fiber-optic communication system applications]
H. Lee, Akbar Azam
Abstract
H. Lee, Akbar Azam
Abstract
This paper presents a low-complexity, high-speed RS(255,239) decoder architecture, using a modified Euclidean (ME) algorithm, for high-speed fiber optic communication systems. The RS decoder features a low-complexity key equation solver using a novel pipelined recursive ME algorithm block. Pipelining allows inputs to be received at very high fiber optic rates and outputs to be delivered at correspondingly high rates with minimum delay. The recursive structure enables us to implement the low-complexity ME algorithm block. The low-complexity, high-speed RS decoder has been designed and implemented with 0.13 /spl mu/m CMOS technology at a supply voltage of 1.1 V. It is suggested that the proposed RS decoder operates at a clock rate of 770 MHz and has a throughput of 6.16 Gb/s.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper presents a low-complexity, high-speed RS(255,239) decoder architecture, using a modified Euclidean (ME) algorithm, for high-speed fiber optic communication systems. The RS decoder features a low-complexity key equation solver using a novel pipelined recursive ME algorithm block. Pipelining allows inputs to be received at very high fiber optic rates and outputs to be delivered at correspondingly high rates with minimum delay. The recursive structure enables us to implement the low-complexity ME algorithm block. The low-complexity, high-speed RS decoder has been designed and implemented with 0.13 /spl mu/m CMOS technology at a supply voltage of 1.1 V. It is suggested that the proposed RS decoder operates at a clock rate of 770 MHz and has a throughput of 6.16 Gb/s.
Key concepts: Computer science, Block (permutation group theory), Clock rate, Decoding methods, Computational complexity theory, Soft-decision decoder, Communication complexity, Parallel computing