Using Transactional Memory on CC-NUMA systems
Ruibo Wang, Kai Lü
Abstract
Ruibo Wang, Kai Lü
Abstract
Transactional Memory (TM) research has focused on multi-core processors and SMP machines; limited research has been aimed at the clusters, leaving the area of CC-NUMA(Cache Coherent Non-Uniform Memory Access) systems unexplored. The CC-NUMA system's memory is physically distributed which brings the different latency between local and remote memory access. The TMs designed for shared memory architecture are not suitable for CC-NUMA's distributed memory architecture. To be aware of the different memory access latency, we introduce a layered conflict detection strategy corresponding to the system's layer. The layered strategy provides a good practical performance on CC-NUMA systems.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Transactional Memory (TM) research has focused on multi-core processors and SMP machines; limited research has been aimed at the clusters, leaving the area of CC-NUMA(Cache Coherent Non-Uniform Memory Access) systems unexplored. The CC-NUMA system's memory is physically distributed which brings the different latency between local and remote memory access. The TMs designed for shared memory architecture are not suitable for CC-NUMA's distributed memory architecture. To be aware of the different memory access latency, we introduce a layered conflict detection strategy corresponding to the system's layer. The layered strategy provides a good practical performance on CC-NUMA systems.
Key concepts: Computer science, Cache-only memory architecture, Non-uniform memory access, Uniform memory access, Transactional memory, Interleaved memory, Shared memory, Distributed shared memory