2003Unpublished venueRequires access

40Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120nm CMOS

D. Kehrer, H.-D. Wohlmuth, H. Knapp, M. Wurzer, Arpad L. Scholtz

Open publisher page 17 citations

Abstract

A 40Gb/s 2:1 multiplexer in 120nm 1.2V CMOS uses inductive peaking and output series inductor. A companion 1:2 demultiplexer is also described.

About this research paper

What this paper is about

A 40Gb/s 2:1 multiplexer in 120nm 1.2V CMOS uses inductive peaking and output series inductor. A companion 1:2 demultiplexer is also described.

Why it matters

OpenAlex reports 17 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

A 40Gb/s 2:1 multiplexer in 120nm 1.2V CMOS uses inductive peaking and output series inductor. A companion 1:2 demultiplexer is also described.

Key concepts: Demultiplexer, Multiplexer, CMOS, Computer science, Multiplexing, Electronic engineering, Telecommunications, Engineering

Related papers

Back to paper searchBrowse research topicsOriginal source
40Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120nm CMOS — Research Paper | ScholarLens