40Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120nm CMOS
D. Kehrer, H.-D. Wohlmuth, H. Knapp, M. Wurzer, Arpad L. Scholtz
Abstract
D. Kehrer, H.-D. Wohlmuth, H. Knapp, M. Wurzer, Arpad L. Scholtz
Abstract
A 40Gb/s 2:1 multiplexer in 120nm 1.2V CMOS uses inductive peaking and output series inductor. A companion 1:2 demultiplexer is also described.
OpenAlex reports 17 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A 40Gb/s 2:1 multiplexer in 120nm 1.2V CMOS uses inductive peaking and output series inductor. A companion 1:2 demultiplexer is also described.
Key concepts: Demultiplexer, Multiplexer, CMOS, Computer science, Multiplexing, Electronic engineering, Telecommunications, Engineering