ScholarLens Back to search
1994•Unpublished venueRequires access

Inverter-based models for current analysis of CMOS logic circuits

A. Nabavi-Lishi, Nicholas C. Rumin

Open publisher page 2 citations

Abstract

This paper presents techniques for reducing CMOS gates to equivalent inverters for current and delay analysis. These do not assume a single input switching, and they account for the speed of the input transitions, as well as for the relative positions of the inputs in series-connected MOSFETs. The resulting inverters have been tested using previously published current analysis techniques. The gate reduction time is small compared to that for determining the current, and there is no significant effect on the accuracy.>

About this research paper

What this paper is about

This paper presents techniques for reducing CMOS gates to equivalent inverters for current and delay analysis. These do not assume a single input switching, and they account for the speed of the input transitions, as well as for the relative positions of the inputs in series-connected MOSFETs. The resulting inverters have been tested using previously published current analysis techniques. The gate reduction time is small compared to that for determining the current, and there is no significant effect on the accuracy.>

Why it matters

OpenAlex reports 2 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper presents techniques for reducing CMOS gates to equivalent inverters for current and delay analysis. These do not assume a single input switching, and they account for the speed of the input transitions, as well as for the relative positions of the inputs in series-connected MOSFETs. The resulting inverters have been tested using previously published current analysis techniques. The gate reduction time is small compared to that for determining the current, and there is no significant effect on the accuracy.>

Key concepts: CMOS, Inverter, Electronic engineering, Electronic circuit, Logic gate, Computer science, Current (fluid), Electrical engineering

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Inverter-based models for current analysis of CMOS logic circuits — Research Paper | ScholarLens