Separated caches and buses for multiprocessor system
Ghulam M. Chaudhry, Weijing Han
Abstract
Ghulam M. Chaudhry, Weijing Han
Abstract
The proposed scheme exploits the concept of shared cache and private cache technique. The caches are separated as shared block caches and private block caches instead of using only private caches or shared cache in the multiprocessor system. Shared block caches are working in semi-critical section (a data item can be read by two or more processors but can be written only by one processor at a time). Both shared and private block caches have their own buses. The simulation results obtained are compared with the pure private cache schemes.>
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The proposed scheme exploits the concept of shared cache and private cache technique. The caches are separated as shared block caches and private block caches instead of using only private caches or shared cache in the multiprocessor system. Shared block caches are working in semi-critical section (a data item can be read by two or more processors but can be written only by one processor at a time). Both shared and private block caches have their own buses. The simulation results obtained are compared with the pure private cache schemes.>
Key concepts: Cache coherence, Computer science, Cache, Bus sniffing, Block (permutation group theory), Multiprocessing, Parallel computing, Shared memory